ARM Cortex-A34
(Redirected from Arm Cortex-A34)
| General information | |
|---|---|
| Launched | 2019 |
| Designed by | ARM Holdings |
| Cache | |
| L1 cache | 16-128 KB (8-64 KB I-cache with parity, 8-64 KB D-cache) per core |
| L2 cache | 128-1024 KB |
| L3 cache | No |
| Architecture and classification | |
| Application | Mobile Network Infrastructure Automotive designs Servers |
| Instruction set | ARMv8-A |
| Physical specifications | |
| Cores |
|
| History | |
| Predecessor | ARM Cortex-A32 (32-bit only) |
The ARM Cortex-A34 is a low power central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Ltd.[1]
Licensing
The Cortex-A34 is available as a SIP core to licensees whilst its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).[2]
Technical
| Architecture | 64-Bit Armv8-A (AArch64 only) |
| Multicore | Up to 4 core |
| Superscalar | Partial[3] |
| Pipeline | In order (like ARM Cortex-A53 and ARM Cortex-A55) |
| L1 I-Cache / D-Cache | 8k-64k |
| L2 Cache | 128KB-1MB[4] |
| ISA Support | Only AArch64 for 64-bit |
| Debug & Trace | CoreSight SoC-400[2] |
See also
- Comparison of ARMv8-A cores, ARMv8 family
- Comparison of ARMv7-A cores, ARMv7 family
References
- ^ "Arm Cortex-A34 is a 64-bit Only Low-Power Core". www.cnx-software.com. Retrieved 2021-01-24.
- ^ a b Ltd, Arm. "Cortex-A34". Arm Developer. Retrieved 2021-01-24.
- ^ "Arm Cortex-A Processor Comparison Table" (PDF). Archived from the original (PDF) on 2020-11-05.
- ^ "Cortex-A34 - Microarchitectures - ARM - WikiChip". en.wikichip.org. Retrieved 2021-01-24.
See what we do next...
OR
By submitting your email or phone number, you're giving mschf permission to send you email and/or recurring marketing texts. Data rates may apply. Text stop to cancel, help for help.
Success: You're subscribed now !